

ISOPLUS™ – Isolated Discrete Power Semiconductors

Objectives

This document outlines the specific product features of the ISOPLUS™ power semiconductor family. **Figure 1** displays some of the family's packages.




Figure 1. ISOPLUS™ Packages SMPD-DIL, TO-220, TO-247, I4-Pac and SMPD-B

Applications

- Industrial drives
- EV-charging
- White Goods
- Power Supplies
- Renewable energies

Target Audience

This document is intended for all power electronic developers confronted with hardware design and the challenge to build reliable systems with a focus on reasonable effort in component choice, layout, and thermal management.

Contact Information

For more information on this topic, contact the Littelfuse Power Semiconductor team of product and applications experts:

- North America – NA_PowerSemi_Tech@Littelfuse.com
- Central & South America – CSA_PowerSemi_Tech@Littelfuse.com
- Europe, Middle East, & Africa – EMEA_PowerSemi_Tech@Littelfuse.com
- Asia, Australia, & Pacific Islands – APAC_PowerSemi_Tech@Littelfuse.com

Table of Contents

| | |
|------------------------------------------|---|
| 1. Introduction | 3 |
| 2. Power Device | 3 |
| 3. Mechanical Construction | 3 |
| 4. Comparing the Thermal Situation | 4 |
| 5. Assembly Benefits | 5 |
| 6. Available Packages | 6 |

List of Figures

| | |
|-----------------------------------------------------------------------------------------------------|---|
| Figure 1. ISOPLUS™ Packages SMPD-DIL, TO-220, TO-247, I4-Pac and SMPD-B..... | 1 |
| Figure 2. Cross-section of an ISOPLUS™ Device..... | 3 |
| Figure 3. Thermal Model of an Isolated Package using Thermal Grease..... | 4 |
| Figure 4. Thermal Model of a Non-insulated Package using a Silicone Pad..... | 4 |
| Figure 5. Thermal Model of a Non-insulated Package using a Ceramic Platelet and Thermal Grease..... | 5 |
| Figure 6. Comparing Electrical Performance of ISOPLUS™ 274 and PLUS247™ Devices | 5 |

List of Tables

| | |
|-------------------------------------------|---|
| Table 1. The ISOPLUS Family Members | 6 |
|-------------------------------------------|---|

1. Introduction

When using power semiconductors, there is usually a need to electrically isolate the devices from the heatsink, which could also be the equipment’s chassis or housing. The main reasons for this are safety, the necessity to reduce electromagnetic interference by reducing stray capacitance between the chip and ground, and the desire to mount several devices onto the same heatsink.

Major penalties involve increased thermal resistances, complex assembly, and difficulty in testing of the insulation quality to meet different global safety standards. The most common method is to use an insulating material, sandwiched between the semiconductor device and the heatsink. Inherently, this increases the thermal resistance case-to-heatsink R_{thcs} .

Implementing discrete power semiconductors by adapting technologies from power modules led to the development of the ISOPLUS™ family. Here, a combination of insulating carriers with copper lead-frames and bond-wire interconnection enables an internal construction that achieves high insulation strength without sacrificing thermal performance.

This application note describes the major properties for the ISOPLUS™ Family.

2. Power Device

The ISOPLUS™ family today consists of a variety of different packages that all feature the same approach regarding internal construction and insulation. Being a power semiconductor platform, ISOPLUS™ family members are available in a wide range of technologies, topologies, and voltage classes.

3. Mechanical Construction

The key engineering achievement is the extension of the common copper lead frame by a copper-ceramic-copper laminate called Direct Copper Bonding or DCB. The ceramic itself can withstand an insulation voltage higher than 6 kV but for the ISOPLUS™-family, it is rated to 2.5 kV with respect to the external creepage and clearance distances of the package. The semiconductors are soldered to the structured DCB-frontside while the opposite side of the substrate is used for direct mounting to a heatsink. Interconnections of the chips is done using bond-wires. As an example, the cross section of the ISOPLUS™ SMPD package is displayed in **Figure 2**.




Figure 2. Cross-section of an ISOPLUS™ Device

The total number of layers from the heat source to the heatsink has been minimized to only one solder layer, the DCB ceramic and an external thermal grease. This results in a very low thermal resistance between chip and heatsink. Soldering the chip onto the DCB substrate that includes an insulator is a well-proven method for chip attachment and widely used in power semiconductor modules.

A common feature of all ISOPLUS™ devices is the hole-free package. In addition to the improvements in thermal performance, the area consumed by the mounting hole can now be utilized too.

4. Comparing the Thermal Situation

In contrast to traditional lead-frame-based packages with electrically active backsides, all members of the ISOPLUS™-family can be mounted to a heat sink by simply adding a high-performance Thermal Interface Material (TIM). Though these materials are available qualified as electrically non-conductive, this may not be misinterpreted as offering a qualified insulation strength. Applied to achieve a thin bond line between the power electronic component and the heat sink, a direct metal-to-metal contact cannot be excluded. From a thermal transfer point of view, maximizing this contact is beneficial as direct metal contacts provide the lowest possible thermal resistance. With non-insulated devices, this connection could lead to unwanted, potentially hazardous effects and needs to be prevented. As an isolator is needed between an active part and the heat sink, the chain of thermal resistances involved is unnecessarily prolonged.

Inherently, the thermal transfer capability of the connection is reduced.

Figure 3 sketches the setup as well as the chain of thermal resistances using an ISOPLUS™ device in combination with grease as thermal interface material.




Figure 3. Thermal Model of an Isolated Package using Thermal Grease

The thermal resistance from junction to case R_{thjc} is defined by the solid construction of the power semiconductor. The path from the device's case to the heat sink's surface R_{thch} depends on the thermal interface in use. It's bulk resistance R_{thTIM} is typically given in the datasheet. Equally important is the material's capability to contact the surfaces to reduce the contact resistances $R_{thcontact}$ and allow a direct metal-to-metal path R_{thM2M} .

In comparison, a material with a guaranteed insulation strength changes the setup as inherently the metal-to-metal contact is eliminated. **Figure 4** depicts the difference, assuming a soft insulation layer like a silicone pad.




Figure 4. Thermal Model of a Non-insulated Package using a Silicone Pad

Without the metal-to-metal contact, a highly efficient part of the thermal chain is missing. Additionally, the contact resistance as well as the material's bulk resistance are higher than those of high-performance thermal greases, leading to lower thermal performance of the structure.

Replacing the soft material with a higher performance version like ceramic sheets further worsens the situation. These hard materials do not offer low contact resistances. A thermal grease needs to be used on both sides of such platelets, unnecessarily increasing the thermal resistance further, as seen in **Figure 5**.




Figure 5. Thermal Model of a Non-insulated Package using a Ceramic Platelet and Thermal Grease

The improved thermal performance turns into higher electrical performance, as summarized in the diagram given in **Figure 6**.




Figure 6. Comparing Electrical Performance of ISOPLUS™ 274 and PLUS247™ Devices

The PLUS247™ package is derived from the standard TO-247 and shares the same mechanical construction. To allow larger dies inside the package, no mounting hole is present in this package. Though the device used for this comparison holds the larger die inside, the DC-current achieved at maximum junction temperature is lower, compared to a smaller die in the ISOPLUS-setup. Vice versa, at the same chip current, the chip temperature is lower within the ISOPLUS-device, leading to a gain in device lifetime.

5. Assembly Benefits

Traditional devices with an active backside require insulation as described in case all devices involved are mounted on the same heat sink. Instead, another approach consists of designs that group components with the same collector-potential to a common heat sink. This allows for improvement of the thermal situation but leads to other drawbacks. In a classical sixpack, this requires having four dedicated heat sinks that in turn need to remain insulated from each other. In more complex structures, this leads to an unnecessary number of heat sinks and inconvenient assembly processes.

Because of the insulated construction, multiple ISOPLUS™-devices can be mounted on a common heat sink. Correlating mounting suggestions can be found in the application note *Mounting and Cooling Solutions for SMPD Packages*.

6. Available Packages

Since the introduction of the ISOPLUS™ family back in 1998, additional packages have been added, as pictured in **Table 1**.

Table 1. The ISOPLUS Family Members

| Overview on the ISOPLUS-Family | | |
|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
|  |  |  |
| ISOPLUS220™ | ISOPLUS247™ | ISOPLUS264™ |
|  |  |  |
| ISOPLUS I4-PAC™ | ISOPLUS I4-PAC™ | ISOPLUS I4-PAC™ |
|  |  |  |
| ISOPLUS264™ | ISOPLUS-DIL™ | ISOPLUS-DIL™ |
|  |  |  |
| ISOPLUS-SMPD™-B | ISOPLUS-SMPD™-X | ISOPLUS-SMPD™-Y |

In each package, a variety of technologies, topologies, and voltage classes is available. The most recent information can be found in the Power Semiconductor Product Catalog. The file can be downloaded from the [Technical Resources](#) page on the Littelfuse website.

| Revision | Date | Major work done |
|----------|------|-----------------------------|
| 1.0 | 2001 | IXYS AN0025 on the ISOPLUS™ |
| 21.09a | 2021 | Reworked and updated |

For additional information please visit www.Littelfuse.com/powersemi

Disclaimer Notice - This document is provided by Littelfuse, Inc. ("Littelfuse") for informational and guideline purposes only. Littelfuse assumes no liability for errors or omissions in this document or for any of the information contained herein. Information is provided on an "as is" and "with all faults" basis for evaluation purposes only. Applications described are for illustrative purposes only and Littelfuse makes no representation that such applications will be suitable for the customer's specific use without further testing or modification. Littelfuse expressly disclaims all warranties, whether express, implied or statutory, including but not limited to the implied warranties of merchantability and fitness for a particular purpose, and non-infringement. It is the customer's sole responsibility to determine suitability for a particular system or use based on their own performance criteria, conditions, specific application, compatibility with other components, and environmental conditions. Customers must independently provide appropriate design and operating safeguards to minimize any risks associated with their applications and products.

Littelfuse products are not designed for, and shall not be used for, any purpose (including, without limitation, automotive, military, aerospace, medical, life-saving, life-sustaining or nuclear facility applications, devices intended for surgical implant into the body, or any other application in which the failure or lack of desired operation of the product may result in personal injury, death, or property damage) other than those expressly forth in applicable Littelfuse product documentation. Littelfuse shall not be liable for any claims or damages arising out of products used in applications not expressly intended by Littelfuse as set forth in applicable Littelfuse documentation.

Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics

High Voltage Power MOSFETs


IXTA4N150HV IXTT4N150HV

$$V_{DSS} = 1500V$$

$$I_{D25} = 4A$$


$$R_{DS(on)} \leq 6\Omega$$

N-Channel Enhancement Mode
Fast Intrinsic Diode




| Symbol | Test Conditions | Maximum Ratings | |
|---------------|--------------------------------------------------------------------------|-----------------|------------------|
| V_{DSS} | $T_J = 25^\circ\text{C}$ to 150°C | 1500 | V |
| V_{DGR} | $T_J = 25^\circ\text{C}$ to 150°C , $R_{GS} = 1M\Omega$ | 1500 | V |
| V_{GSS} | Continuous | ± 30 | V |
| V_{GSM} | Transient | ± 40 | V |
| I_{D25} | $T_C = 25^\circ\text{C}$ | 4 | A |
| I_{DM} | $T_C = 25^\circ\text{C}$, Pulse Width Limited by T_{JM} | 12 | A |
| I_A | $T_C = 25^\circ\text{C}$ | 4 | A |
| E_{AS} | $T_C = 25^\circ\text{C}$ | 350 | mJ |
| dv/dt | $I_S \leq I_{DM}$, $V_{DD} \leq V_{DSS}$, $T_J \leq 150^\circ\text{C}$ | 5 | V/ns |
| P_D | $T_C = 25^\circ\text{C}$ | 280 | W |
| T_J | | - 55 ... +150 | $^\circ\text{C}$ |
| T_{JM} | | 150 | $^\circ\text{C}$ |
| T_{stg} | | - 55 ... +150 | $^\circ\text{C}$ |
| T_L | Maximum Lead Temperature for Soldering | 300 | $^\circ\text{C}$ |
| T_{SOLD} | 1.6 mm (0.062in.) from Case for 10s | 260 | $^\circ\text{C}$ |
| Weight | TO-263 | 2.5 | g |
| | TO-268 | 4.0 | g |

TO-263



TO-268



G = Gate D = Drain
S = Source Tab = Drain

Features

- High Blocking Voltage
- High Voltage Package
- Fast Intrinsic Diode
- Low Package Inductance

Advantages

- Easy to Mount
- Space Savings
- High Power Density

Applications

- High Voltage Power Supplies
- Capacitor Discharge
- Pulse Circuits

| Symbol | Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified) | Characteristic Values | | |
|--------------|-----------------------------------------------------------------------------|-----------------------|------|---------------------------------------|
| | | Min. | Typ. | Max. |
| BV_{DSS} | $V_{GS} = 0V$, $I_D = 250\mu\text{A}$ | 1500 | | V |
| $V_{GS(th)}$ | $V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$ | 2.5 | | 5.0 V |
| I_{GSS} | $V_{GS} = \pm 30V$, $V_{DS} = 0V$ | | | ± 100 nA |
| I_{DSS} | $V_{DS} = V_{DSS}$, $V_{GS} = 0V$ $T_J = 125^\circ\text{C}$ | | | 10 μA 100 μA |
| $R_{DS(on)}$ | $V_{GS} = 10V$, $I_D = 0.5 \cdot I_{D25}$, Note 1 | | | 6 Ω |

| Symbol | Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified) | Characteristic Values | | |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|------|--------------------|
| | | Min. | Typ. | Max. |
| g_{fs} | $V_{DS} = 20\text{V}$, $I_D = 0.5 \cdot I_{D25}$, Note 1 | 2.8 | 4.6 | S |
| C_{iss} | $V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1\text{MHz}$ | | 1576 | pF |
| C_{oss} | | | 105 | pF |
| C_{rss} | | | 35 | pF |
| $t_{d(on)}$ | Resistive Switching Times $V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{D25}$ $R_G = 5\Omega$ (External) | | 19 | ns |
| t_r | | | 23 | ns |
| $t_{d(off)}$ | | | 42 | ns |
| t_f | | | 22 | ns |
| $Q_{g(on)}$ | $V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{D25}$ | | 44.5 | nC |
| Q_{gs} | | | 7.7 | nC |
| Q_{gd} | | | 21.7 | nC |
| R_{thJC} | | | 0.45 | $^\circ\text{C/W}$ |

Source-Drain Diode


| Symbol | Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified) | Characteristic Values | | |
|----------|------------------------------------------------------------------------------------------------------|-----------------------|------|---------------|
| | | Min. | Typ. | Max. |
| I_s | $V_{GS} = 0\text{V}$ | | | 4 A |
| I_{SM} | Repetitive, Pulse Width Limited by T_{JM} | | | 16 A |
| V_{SD} | $I_F = I_s$, $V_{GS} = 0\text{V}$, Note 1 | | | 1.3 V |
| t_{rr} | $I_F = 2\text{A}$, $-di/dt = 100\text{A}/\mu\text{s}$ $V_R = 100\text{V}$, $V_{GS} = 0\text{V}$ | | 0.9 | μs |
| I_{RM} | | | 15.0 | A |
| Q_{RM} | | | 6.7 | μC |

Note 1. Pulse test, $t \leq 300\mu\text{s}$, duty cycle, $d \leq 2\%$.

PRELIMINARY TECHNICAL INFORMATION


The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.

TO-263 (HV) Outline



| SYM | INCHES | | MILLIMETER | |
|------|--------|------|------------|-------|
| | MIN | MAX | MIN | MAX |
| A | .170 | .185 | 4.30 | 4.70 |
| A1 | .000 | .008 | 0.00 | 0.20 |
| A2 | .091 | .098 | 2.30 | 2.50 |
| b | .028 | .035 | 0.70 | 0.90 |
| b2 | .046 | .054 | 1.18 | 1.38 |
| C | .018 | .024 | 0.45 | 0.60 |
| C2 | .049 | .055 | 1.25 | 1.40 |
| D | .354 | .370 | 9.00 | 9.40 |
| D1 | .311 | .327 | 7.90 | 8.30 |
| E | .386 | .402 | 9.80 | 10.20 |
| E1 | .307 | .323 | 7.80 | 8.20 |
| e1 | .200 | BSC | 5.08 | BSC |
| (e2) | .163 | .174 | 4.13 | 4.43 |
| H | .591 | .614 | 15.00 | 15.60 |
| L | .079 | .102 | 2.00 | 2.60 |
| L1 | .039 | .055 | 1.00 | 1.40 |
| L3 | .010 | BSC | 0.254 | BSC |
| (L4) | .071 | .087 | 1.80 | 2.20 |

TO-268 (HV) Outline



| SYM | INCHES | | MILLIMETER | |
|------|--------|------|------------|-------|
| | MIN | MAX | MIN | MAX |
| A | .193 | .201 | 4.90 | 5.10 |
| A1 | .106 | .114 | 2.70 | 2.90 |
| A2 | .001 | .010 | 0.02 | 0.25 |
| b | .045 | .057 | 1.15 | 1.45 |
| C | .016 | .026 | 0.40 | 0.65 |
| C2 | .057 | .063 | 1.45 | 1.60 |
| D | .543 | .551 | 13.80 | 14.00 |
| D1 | .465 | .476 | 11.80 | 12.10 |
| D2 | .295 | .307 | 7.50 | 7.80 |
| D3 | .114 | .126 | 2.90 | 3.20 |
| E | .624 | .632 | 15.85 | 16.05 |
| E1 | .524 | .535 | 13.30 | 13.60 |
| (e) | .215 | BSC | 5.45 | BSC |
| H | .736 | .752 | 18.70 | 19.10 |
| L | .067 | .079 | 1.70 | 2.00 |
| L2 | .039 | .045 | 1.00 | 1.15 |
| (L3) | .010 | BSC | 0.25 | BSC |
| L4 | .150 | .161 | 3.80 | 4.10 |

IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:

| | | | | | | | | | |
|-----------|-----------|-----------|-----------|--------------|--------------|--------------|--------------|--------------|-------------|
| 4,835,592 | 4,931,844 | 5,049,961 | 5,237,481 | 6,162,665 | 6,404,065 B1 | 6,683,344 | 6,727,585 | 7,005,734 B2 | 7,157,338B2 |
| 4,860,072 | 5,017,508 | 5,063,307 | 5,381,025 | 6,259,123 B1 | 6,534,343 | 6,710,405 B2 | 6,759,692 | 7,063,975 B2 | |
| 4,881,106 | 5,034,796 | 5,187,117 | 5,486,715 | 6,306,728 B1 | 6,583,505 | 6,710,463 | 6,771,478 B2 | 7,071,537 | |

Fig. 1. Output Characteristics @ $T_J = 25^\circ\text{C}$




Fig. 2. Output Characteristics @ $T_J = 125^\circ\text{C}$




Fig. 3. $R_{DS(on)}$ Normalized to $I_D = 2A$ Value vs. Junction Temperature




Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 2A$ Value vs. Drain Current




Fig. 5. Maximum Drain Current vs. Case Temperature




Fig. 6. Input Admittance




Fig. 7. Transconductance




Fig. 8. Forward Voltage Drop of Intrinsic Diode




Fig. 9. Gate Charge




Fig. 10. Capacitance




Fig. 11. Breakdown and Threshold Voltages vs. Junction Temperature




Fig. 12. Forward-Bias Safe Operating Area






Fig. 13. Maximum Transient Thermal Impedance





Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics.



ISOPLUS™ – Isolated Discrete Power Semiconductors

Objectives

This document outlines the specific product features of the ISOPLUS™ power semiconductor family. **Figure 1** displays some of the family's packages.




Figure 1. ISOPLUS™ Packages SMPD-DIL, TO-220, TO-247, I4-Pac and SMPD-B

Applications

- Industrial drives
- EV-charging
- White Goods
- Power Supplies
- Renewable energies

Target Audience

This document is intended for all power electronic developers confronted with hardware design and the challenge to build reliable systems with a focus on reasonable effort in component choice, layout, and thermal management.

Contact Information

For more information on this topic, contact the Littelfuse Power Semiconductor team of product and applications experts:

- North America – NA_PowerSemi_Tech@Littelfuse.com
- Central & South America – CSA_PowerSemi_Tech@Littelfuse.com
- Europe, Middle East, & Africa – EMEA_PowerSemi_Tech@Littelfuse.com
- Asia, Australia, & Pacific Islands – APAC_PowerSemi_Tech@Littelfuse.com

Table of Contents

| | |
|------------------------------------------|---|
| 1. Introduction | 3 |
| 2. Power Device | 3 |
| 3. Mechanical Construction | 3 |
| 4. Comparing the Thermal Situation | 4 |
| 5. Assembly Benefits | 5 |
| 6. Available Packages | 6 |

List of Figures

| | |
|-----------------------------------------------------------------------------------------------------|---|
| Figure 1. ISOPLUS™ Packages SMPD-DIL, TO-220, TO-247, I4-Pac and SMPD-B..... | 1 |
| Figure 2. Cross-section of an ISOPLUS™ Device..... | 3 |
| Figure 3. Thermal Model of an Isolated Package using Thermal Grease..... | 4 |
| Figure 4. Thermal Model of a Non-insulated Package using a Silicone Pad..... | 4 |
| Figure 5. Thermal Model of a Non-insulated Package using a Ceramic Platelet and Thermal Grease..... | 5 |
| Figure 6. Comparing Electrical Performance of ISOPLUS™ 274 and PLUS247™ Devices | 5 |

List of Tables

| | |
|-------------------------------------------|---|
| Table 1. The ISOPLUS Family Members | 6 |
|-------------------------------------------|---|

1. Introduction

When using power semiconductors, there is usually a need to electrically isolate the devices from the heatsink, which could also be the equipment’s chassis or housing. The main reasons for this are safety, the necessity to reduce electromagnetic interference by reducing stray capacitance between the chip and ground, and the desire to mount several devices onto the same heatsink.

Major penalties involve increased thermal resistances, complex assembly, and difficulty in testing of the insulation quality to meet different global safety standards. The most common method is to use an insulating material, sandwiched between the semiconductor device and the heatsink. Inherently, this increases the thermal resistance case-to-heatsink R_{thcs} .

Implementing discrete power semiconductors by adapting technologies from power modules led to the development of the ISOPLUS™ family. Here, a combination of insulating carriers with copper lead-frames and bond-wire interconnection enables an internal construction that achieves high insulation strength without sacrificing thermal performance.

This application note describes the major properties for the ISOPLUS™ Family.

2. Power Device

The ISOPLUS™ family today consists of a variety of different packages that all feature the same approach regarding internal construction and insulation. Being a power semiconductor platform, ISOPLUS™ family members are available in a wide range of technologies, topologies, and voltage classes.

3. Mechanical Construction

The key engineering achievement is the extension of the common copper lead frame by a copper-ceramic-copper laminate called Direct Copper Bonding or DCB. The ceramic itself can withstand an insulation voltage higher than 6 kV but for the ISOPLUS™-family, it is rated to 2.5 kV with respect to the external creepage and clearance distances of the package. The semiconductors are soldered to the structured DCB-frontside while the opposite side of the substrate is used for direct mounting to a heatsink. Interconnections of the chips is done using bond-wires. As an example, the cross section of the ISOPLUS™ SMPD package is displayed in **Figure 2**.




Figure 2. Cross-section of an ISOPLUS™ Device

The total number of layers from the heat source to the heatsink has been minimized to only one solder layer, the DCB ceramic and an external thermal grease. This results in a very low thermal resistance between chip and heatsink. Soldering the chip onto the DCB substrate that includes an insulator is a well-proven method for chip attachment and widely used in power semiconductor modules.

A common feature of all ISOPLUS™ devices is the hole-free package. In addition to the improvements in thermal performance, the area consumed by the mounting hole can now be utilized too.

4. Comparing the Thermal Situation

In contrast to traditional lead-frame-based packages with electrically active backsides, all members of the ISOPLUS™-family can be mounted to a heat sink by simply adding a high-performance Thermal Interface Material (TIM). Though these materials are available qualified as electrically non-conductive, this may not be misinterpreted as offering a qualified insulation strength. Applied to achieve a thin bond line between the power electronic component and the heat sink, a direct metal-to-metal contact cannot be excluded. From a thermal transfer point of view, maximizing this contact is beneficial as direct metal contacts provide the lowest possible thermal resistance. With non-insulated devices, this connection could lead to unwanted, potentially hazardous effects and needs to be prevented. As an isolator is needed between an active part and the heat sink, the chain of thermal resistances involved is unnecessarily prolonged.

Inherently, the thermal transfer capability of the connection is reduced.

Figure 3 sketches the setup as well as the chain of thermal resistances using an ISOPLUS™ device in combination with grease as thermal interface material.




Figure 3. Thermal Model of an Isolated Package using Thermal Grease

The thermal resistance from junction to case R_{thjc} is defined by the solid construction of the power semiconductor. The path from the device's case to the heat sink's surface R_{thch} depends on the thermal interface in use. It's bulk resistance R_{thTIM} is typically given in the datasheet. Equally important is the material's capability to contact the surfaces to reduce the contact resistances $R_{thcontact}$ and allow a direct metal-to-metal path R_{thM2M} .

In comparison, a material with a guaranteed insulation strength changes the setup as inherently the metal-to-metal contact is eliminated. **Figure 4** depicts the difference, assuming a soft insulation layer like a silicone pad.




Figure 4. Thermal Model of a Non-insulated Package using a Silicone Pad

Without the metal-to-metal contact, a highly efficient part of the thermal chain is missing. Additionally, the contact resistance as well as the material's bulk resistance are higher than those of high-performance thermal greases, leading to lower thermal performance of the structure.

Replacing the soft material with a higher performance version like ceramic sheets further worsens the situation. These hard materials do not offer low contact resistances. A thermal grease needs to be used on both sides of such platelets, unnecessarily increasing the thermal resistance further, as seen in **Figure 5**.




Figure 5. Thermal Model of a Non-insulated Package using a Ceramic Platelet and Thermal Grease

The improved thermal performance turns into higher electrical performance, as summarized in the diagram given in **Figure 6**.




Figure 6. Comparing Electrical Performance of ISOPLUS™ 274 and PLUS247™ Devices

The PLUS247™ package is derived from the standard TO-247 and shares the same mechanical construction. To allow larger dies inside the package, no mounting hole is present in this package. Though the device used for this comparison holds the larger die inside, the DC-current achieved at maximum junction temperature is lower, compared to a smaller die in the ISOPLUS-setup. Vice versa, at the same chip current, the chip temperature is lower within the ISOPLUS-device, leading to a gain in device lifetime.

5. Assembly Benefits

Traditional devices with an active backside require insulation as described in case all devices involved are mounted on the same heat sink. Instead, another approach consists of designs that group components with the same collector-potential to a common heat sink. This allows for improvement of the thermal situation but leads to other drawbacks. In a classical sixpack, this requires having four dedicated heat sinks that in turn need to remain insulated from each other. In more complex structures, this leads to an unnecessary number of heat sinks and inconvenient assembly processes.

Because of the insulated construction, multiple ISOPLUS™-devices can be mounted on a common heat sink. Correlating mounting suggestions can be found in the application note *Mounting and Cooling Solutions for SMPD Packages*.

6. Available Packages

Since the introduction of the ISOPLUS™ family back in 1998, additional packages have been added, as pictured in **Table 1**.

Table 1. The ISOPLUS Family Members

| Overview on the ISOPLUS-Family | | |
|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
|  |  |  |
| ISOPLUS220™ | ISOPLUS247™ | ISOPLUS264™ |
|  |  |  |
| ISOPLUS I4-PAC™ | ISOPLUS I4-PAC™ | ISOPLUS I4-PAC™ |
|  |  |  |
| ISOPLUS264™ | ISOPLUS-DIL™ | ISOPLUS-DIL™ |
|  |  |  |
| ISOPLUS-SMPD™-B | ISOPLUS-SMPD™-X | ISOPLUS-SMPD™-Y |

In each package, a variety of technologies, topologies, and voltage classes is available. The most recent information can be found in the Power Semiconductor Product Catalog. The file can be downloaded from the [Technical Resources](#) page on the Littelfuse website.

| Revision | Date | Major work done |
|----------|------|-----------------------------|
| 1.0 | 2001 | IXYS AN0025 on the ISOPLUS™ |
| 21.09a | 2021 | Reworked and updated |

For additional information please visit www.Littelfuse.com/powersemi

Disclaimer Notice - This document is provided by Littelfuse, Inc. ("Littelfuse") for informational and guideline purposes only. Littelfuse assumes no liability for errors or omissions in this document or for any of the information contained herein. Information is provided on an "as is" and "with all faults" basis for evaluation purposes only. Applications described are for illustrative purposes only and Littelfuse makes no representation that such applications will be suitable for the customer's specific use without further testing or modification. Littelfuse expressly disclaims all warranties, whether express, implied or statutory, including but not limited to the implied warranties of merchantability and fitness for a particular purpose, and non-infringement. It is the customer's sole responsibility to determine suitability for a particular system or use based on their own performance criteria, conditions, specific application, compatibility with other components, and environmental conditions. Customers must independently provide appropriate design and operating safeguards to minimize any risks associated with their applications and products.

Littelfuse products are not designed for, and shall not be used for, any purpose (including, without limitation, automotive, military, aerospace, medical, life-saving, life-sustaining or nuclear facility applications, devices intended for surgical implant into the body, or any other application in which the failure or lack of desired operation of the product may result in personal injury, death, or property damage) other than those expressly forth in applicable Littelfuse product documentation. Littelfuse shall not be liable for any claims or damages arising out of products used in applications not expressly intended by Littelfuse as set forth in applicable Littelfuse documentation.

Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics



Littelfuse Discrete Power MOSFET Datasheet Explanation

Objectives

The primary objective of this application note is to enhance the comprehension and analysis of power MOSFET datasheet parameters and graphs. By breaking down the technical specification into digestible insights, designers can gain deeper insights into the functionality and performance characteristics of MOSFETs. This application note provides a general recommendation about how to read and understand a datasheet with all its parameters and diagrams. The information presented plays a pivotal role in determining the operational limits and thresholds of the device.

Applications

This application note is applicable to all scenarios where power MOSFETs are utilized.

Target Audience

This document is intended for designers and developers who are utilizing Power MOSFETs within their respective applications.

Contact Information

For more information, contact the Littelfuse Power Semiconductor team of product and applications experts:

- PowerSemiSupport@Littelfuse.com

Table of Contents

| | |
|----------------------------------------------------------------------|----|
| 1. Introduction | 4 |
| 2. Essential Datasheet Insight | 4 |
| 2.1. Key Information | 4 |
| 2.2. Datasheet Status | 5 |
| 3. MOSFET Datasheet Parameters | 6 |
| 3.1. Maximum Ratings | 6 |
| 3.2. Static Electrical Characteristics - MOSFET | 9 |
| 3.3. Dynamic Characteristics | 11 |
| 3.4. Electrical Characteristics – Body Diode | 14 |
| 3.5. Thermal Characteristics – Thermal Resistance (R_{th}) | 15 |
| 3.6. Package – Mechanical Rating | 16 |
| 3.7. Characteristics Curves | 16 |

List of Figures

| | |
|-------------------------------------------------------------------------------------------------------------------------|----|
| Figure 1. Part Number Designation | 4 |
| Figure 2. Pinout Diagram of TO-247 and Circuit Symbol of an N-channel Enhancement Mode MOSFET | 5 |
| Figure 3. Gate-Source Voltage Definition..... | 6 |
| Figure 4. Forward-Bias Safe Operating Curve | 7 |
| Figure 5. Typical Avalanche Test Circuit | 8 |
| Figure 6. Circuit Diagram to Measure Breakdown Voltage..... | 9 |
| Figure 7. Circuit Diagram to Measure Gate-Source Threshold Voltage | 9 |
| Figure 8. Circuit Diagram to Measure MOSFET’s Leakage Current | 10 |
| Figure 9. Circuit Diagram to Measure Gate Leakage Current..... | 10 |
| Figure 10. Circuit Diagram to Measure Gate Drain-Source On-State Resistance | 10 |
| Figure 11. Power MOSFET Parasitic Components | 11 |
| Figure 12. Gate Charge Waveform of Power MOSFET during Turn-on Transition with Resistive Load | 12 |
| Figure 13. Correlation of Switching Time Measurement Circuit and Switching Time Definition | 13 |
| Figure 14. Circuit Diagram to Measure Diode Forward Voltage | 14 |
| Figure 15. Diode Reverse Recovery | 14 |
| Figure 16. Lateral Thermal Resistance Chain within a Semiconductor Package..... | 15 |
| Figure 17. Circuit Diagram for Isolation Withstand Voltage Test | 16 |
| Figure 18. Typical Output Characteristics | 16 |
| Figure 19. Typical Transfer Characteristics | 17 |
| Figure 20. Typical Drain-source On-State Resistance (Normalized to $I_D = 60$ A) vs. Virtual junction temperature | 17 |
| Figure 21. Typical Drain-source On-State Resistance (Normalized to $I_D = 60$ A) vs. Drain Current..... | 18 |
| Figure 22. Typical $V_{(BR)DSS}/V_{GS(th)}$ (Normalized) vs. Virtual Junction Temperature..... | 18 |
| Figure 23. Drain Current vs. Case Temperature | 19 |
| Figure 24. Typical Transconductance Curve | 19 |
| Figure 25. Typical Gate Charge Characteristics | 20 |
| Figure 26. Typical Junction Capacitance..... | 20 |
| Figure 27. Forward Biased Safe Operating Area (FBSOA) Curve | 21 |
| Figure 28. Typical Forward Characteristics of a Reverse Diode..... | 22 |
| Figure 29. Typical E_{oss} vs. Drain-Source Voltage | 22 |
| Figure 30. Typical Thermal Impedance | 23 |

List of Tables

| | |
|--------------------------------------------------------|----|
| Table 1: Key Attributes/Product Summary..... | 5 |
| Table 2: IXTH120N20X4 MOSFET Maximum Ratings..... | 6 |
| Table 3: MOSFET Static Electrical Characteristics..... | 9 |
| Table 4: Dynamic Electrical Characteristics | 11 |
| Table 5: Electrical Characteristics – Body Diode | 14 |
| Table 6: Thermal Characteristics | 15 |

1. Introduction

In the realm of modern electronics and power systems, an extensive understanding of semiconductor components, particularly the Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET), is crucial for achieving optimal system-performance and -efficiency. MOSFETs play a pivotal role in switching applications, offering versatile solutions. This document serves as a guide, delving into the detailed parameters presented in MOSFET datasheets. It aims to empower engineers and designers to make informed decisions and effectively leverage MOSFET capabilities in diverse applications.

Littelfuse furnishes datasheets with parameters that are essential and useful for selecting the appropriate device as well as for predicting its performance in specific application. This facilitates designers in comparing products from various suppliers and gaining valuable insights into the operational constraints of the device.

The outlined values in the datasheet describe the device’s behavior under varying virtual junction temperature and testing conditions. Additionally, the dynamic characterization tests undergo execution utilizing precise configurations aimed at precise measurement of switching losses. As a result, discrepancies in these metrics manifest between the intended user applications.

The graphs included in the datasheet represent typical performance characteristics and can be used to extrapolate from one set of operating conditions to another. This application note explains parameters based on the IXTH120N20X4 datasheet which is an N-channel enhancement mode, power MOSFET. All the parameters mentioned in a Littelfuse datasheet are measured according to IEC 60747-8 standards.

2. Essential Datasheet Insight

This section serves as an overview of important information found on the first page of the datasheet, including the datasheet status.

2.1. Key Information

The first page of the datasheet includes details such as the part number, pinout diagram, features and benefits, applications, and key attributes of the product.

- Part Number** indicates the manufacturer, MOSFET type, package type, current rating, channel type, voltage class, technology series and a suffix for some special packages that gives extra information such as high voltage package, over molded package, and w/ 4 leads. Designation of MOSFET part number is drafted in **Figure 1**. The detailed information about this can be found as part number nomenclature - discrete Si MOSFET on Littelfuse website.




Figure 1. Part Number Designation

- **Pinout Diagram** provides a visual representation of the device’s physical layout including circuit symbol as highlighted in **Figure 2**.




Figure 2. Pinout Diagram of TO-247 and Circuit Symbol of an N-channel Enhancement Mode MOSFET

- **Features and Benefits** encompasses a comprehensive list of features and their corresponding benefits offered by the MOSFET device, which helps user acquire a better understanding of how the MOSFET can meet their specific application requirements to deliver optimal performance and reliability.
- **Key Attributes / Product summary** highlights the key specifications and performance characteristics of the MOSFET, including parameters such as maximum drain-source voltage (V_{DS}), maximum drain current (I_D) at 25°C, and on-state resistance ($R_{DS(on)}$) as pointed out in **Table 1**.

Table 1. Key Attributes/Product Summary

| Characteristic | Value | Unit |
|--------------------------|------------|------------|
| V_{DS} | 200 | V |
| $I_D @ 25^\circ\text{C}$ | 120 | A |
| $R_{DS(on)}$ | ≤ 9.5 | m Ω |

2.2. Datasheet Status

There are three distinct types of datasheets, each corresponding to a different stage of the product development or documentation process, depending on the degree of completeness, correctness, or approval.

- **Target datasheet:** During product development, the term *target datasheet* denotes a document laying out the desired product specifications, characteristics, and performance attributes. The development team uses this document to guide their efforts.
- **Preliminary datasheet:** Created before reaching its final, approved format. It is an early or preliminary representation of a product's specifications, features, and characteristics. The difference between a preliminary datasheet and a final datasheet is that certain data values are still missing. The missing values in the preliminary data sheet are noted as to be defined (TBD). These datasheets are made using the engineering samples that are in early phase of development.
- **Final datasheet:** Detailed and authoritative document that contains all the values that were missing in the preliminary datasheet. The parameters specified in the final datasheet are explained in this document. Any major change with respect to a MOSFET’s characteristics in the final datasheet is associated with a Product Change Notification (PCN).

3. MOSFET Datasheet Parameters

This section serves as a thorough exploration of the various parameters detailed within a MOSFET's datasheet. It describes the MOSFET's performance and characteristics, from maximum ratings to static and dynamic parameters, thermal properties, and package-related factors.

3.1. Maximum Ratings

The maximum ratings at which the MOSFET can be operated are listed on the second page of the datasheet in a table that summarizes the electrical and thermal limits of the device. The maximum ratings provided in the data sheets are absolute in nature. If any of the maximum ratings are surpassed, it is to be expected that the semiconductor experiences fatal failure, regardless of whether the remaining maximum ratings are utilized to their full extent. Unless otherwise noted, the values are applicable at a virtual junction temperature (T_{vj}) of 25°C. **Table 2** lists the maximum ratings designated for the IXTH120N20X4.

Table 2. IXTH120N20X4 MOSFET Maximum Ratings

| Symbol | Characteristic | Conditions | Value | Unit | |
|---------------|-----------------------------------------------|---------------------------------------------------------------------------|-------------------------------------|--------------------|---|
| V_{DSS} | Drain-source voltage | $25\text{ }^{\circ}\text{C} \leq T_{vj} \leq T_{vj(max)}$ | 200 | V | |
| V_{GSS} | Gate-source voltage | – | ± 20 | V | |
| V_{GSM} | Transient gate-source voltage | $t_{transient} = 1\text{ ms}$ | ± 30 | V | |
| I_D | Drain current | – | $T_c = 25\text{ }^{\circ}\text{C}$ | 120 | A |
| | | | $T_c = 100\text{ }^{\circ}\text{C}$ | 89 | A |
| I_{DM} | Peak drain current | $T_c = 25\text{ }^{\circ}\text{C}$, Pulse width limited by $T_{vj(max)}$ | 240 | A | |
| I_S | Diode forward current | $V_{GS} = 0\text{ V}$ | 120 | A | |
| I_{SM} | Diode peak forward current | Pulse width limited by $T_{vj(max)}$ | 480 | A | |
| I_{AS} | Non-repetitive single pulse avalanche current | – | 60 | A | |
| E_{AS} | Non-repetitive single pulse avalanche energy | – | 1 | J | |
| dv/dt | Diode dv/dt capability | $V_{DS} = 0\text{ } 200\text{ V}$, $I_S \leq 120\text{ A}$ | 20 | V/ns | |
| P_{tot} | Total power dissipation | $T_c = 25\text{ }^{\circ}\text{C}$ | 417 | W | |
| T_{vj} | Virtual junction temperature range | – | –55 to +175 | $^{\circ}\text{C}$ | |
| $T_{vj(max)}$ | Maximum virtual junction temperature | – | 175 | $^{\circ}\text{C}$ | |
| T_{stg} | Storage temperature range | – | –55 to +175 | $^{\circ}\text{C}$ | |
| T_{sld} | Soldering temperature | 1.6 mm (0.062 in.) from case 10 s | 300 | $^{\circ}\text{C}$ | |
| M_s | Mounting torque for screws to heat sink | – | 1.3/10 | Nm/lb.in | |

Drain-source voltage (V_{DSS}) is the crucial parameter in datasheets, representing the maximum voltage that can be applied across drain and source while the gate and source are being connected or $V_{GS} = 0\text{ V}$. It sets the limit to prevent breakdown and maintain operational functionality.

Gate-source voltage (V_{GSS}) and **Transient gate-source voltage (V_{GSM})** are visually delineated in **Figure 3**, offering a clear understanding of their roles in MOSFET operation. The gate-source voltage (V_{GSS}) denotes the maximum steady-state voltage that can be applied across gate and source without the gate oxide being damaged. Conversely, transient gate-source voltage (V_{GSM}) refers to the peak voltage that the gate terminal of the MOSFET can endure within a specified transient period ($t_{transient}$) or temporary change in voltage.




Figure 3. Gate-Source Voltage Definition

Drain current (I_D) acts as a pivotal metric, outlining the maximum continuous current through the drain at a given case temperature T_c , of 25°C. Its calculation is based on several factors, including the maximum power dissipation P_{tot} , the temperature difference junction to case, the thermal resistance junction to case $R_{th(j-c)}$, and the maximum on-resistance $R_{DS(on)}$. Additionally, the temperature dependence of the on-state resistance is considered, as detailed in **Equation 1** and **Equation 2**. The drain current can be limited by the current handling capacity of leads or terminals.

$$P_{tot} = \frac{T_{vj(max)} - T_c}{R_{th(j-c)}} = I_D^2 \cdot R_{DS(on)} |_{T_{vj}=T_{vj(max)}} \quad 1$$

Solving for I_D as

$$I_D = \sqrt{\frac{T_{vj} - T_c}{R_{th(j-c)} \cdot R_{DS(on)} |_{T_{vj}=T_{vj(max)}}}} \quad 2$$

Peak drain current (I_{DM}) signifies the peak current that the device can handle above the I_D specification under the maximum virtual junction temperature. It varies with the current pulse width and heat dissipation conditions. **Figure 4** demonstrates the forward-bias safe operating area (FBSOA) of a MOSFET, which indicates the maximum pulse width at which the device can handle specific current without experiencing failure.




Figure 4. Forward-Bias Safe Operating Curve

Diode forward current (I_S) relates to the maximum DC forward current the body diode can handle in the forward direction at particular case temperature, which is typically equivalent to the MOSFET’s continuous drain current I_D .

Diode peak current (I_{SM}) is an indicative of the peak current the diode can handle above diode forward current specification under maximum virtual junction temperature, which is typically equivalent or higher than the MOSFET’s peak drain current I_{DM} .

Diode dv/dt capability corresponds to the maximum allowable rate of change of voltage across the body diode during the reverse recovery period without causing undesired effects. The power MOSFET structure contains a parasitic bipolar junction transistor (BJT), which could be activated by an excessive rise rate of the drain-source voltage (dv/dt), particularly after the recovery of the body diode.

Total power dissipation (P_{tot}), as expressed in Equation 1, encompasses the maximum calculated power that the device can dissipate, serving as a function influenced by both maximum virtual junction temperature $T_{vj(max)}$, and the thermal resistance junction to case $R_{th(j-c)}$ at a case temperature of 25°C.

Virtual junction temperature (T_{vj}) range is -55 to 150°C or -55 to 175°C in most cases and it is the permissible temperature range in which the MOSFET may be operated continuously. The maximum virtual junction temperature $T_{vj(max)}$ is 150°C or 175°C depending on the technology. The negative temperature limit for Littelfuse discrete MOSFETs is typically -55 °C. The virtual junction temperature influences the electrical parameters of a MOSFET. For instance, at very high temperatures, the device’s threshold voltage is reduced, and the leakage current increases, which leads to thermal runaway within the device.

Storage temperature (T_{stg}) range points to the range of temperatures where the device can be safely stored or transported without adversely affecting its performance or reliability. The range is usually between -55°C to 150°C .


Soldering temperature (T_{slid}) enumerated in the datasheet implies the temperature at which the device can be safely soldered to the Printed Circuit Board (PCB) during the assembly process. The maximum soldering temperature is typically 300°C for devices with leads and 260°C for Surface Mount Devices (SMD).

Mounting torque (M_s) for screws to heatsink is the recommended maximum torque that can be applied during the process of mounting the MOSFET to a heatsink or a PCB. **Mounting torque (M_t)** for screws to terminals is the suggested torque that shall be applied to screwed terminals.


Mounting force (F) is the maximum force for pressure mounted devices, fixed by clips, that shall be applied to the isolated devices.

Non-repetitive single pulse avalanche current (I_{AS}) and Non-repetitive single pulse avalanche energy (E_{AS}) are specified only for avalanche-rated devices. I_{AS} denotes the maximum current that the MOSFET can endure during a single avalanche event without sustaining damage. Whereas E_{AS} quantifies the total energy absorbed by the device during such an event, indicating its ability to withstand high-energy transient events without permanent damage.

In **Figure 5 (a)**, the Unclamped Inductive Switching (UIS) test circuit, used to test the avalanche capability of a power MOSFET is depicted. In **Figure 5 (b)**, the waveforms during avalanche breakdown are presented. A gate pulse turns-on the MOSFET and allows the current (I_D) to ramp up according to the inductor's value (L) and the drain supply voltage (V_{DD}). At the end of gate pulse, the MOSFET turns-off causing the voltage across the MOSFET to rise sharply. The over voltage is clamped at the breakdown voltage (V_{DSS}) until the load current reaches zero and all the energy is dissipated. The green area shaded in **Figure 5 (b)** is the avalanche energy E_{AS} .



(a) Unclamped Inductive Switching



(b) Waveforms during Avalanche Breakdown

Figure 5. Typical Avalanche Test Circuit

Non-repetitive single pulse avalanche energy is calculated from the **Equation 3**:

$$E_{AS} = \frac{1}{2} \cdot L \cdot I_{AS}^2 \cdot \frac{V_{DSS}}{(V_{DSS} - V_{DD})}$$

3

where V_{DSS} is the drain-source avalanche voltage.

Note : When V_{DD} is set to a smaller value compared to V_{DSS} , then E_{AS} is calculated by using the approximation equation of $E_{AS} = \frac{1}{2} \cdot L \cdot I_{AS}^2$

3.2. Static Electrical Characteristics - MOSFET

Static electrical characteristics are the set of parameters and properties that describe the device behavior under steady-state condition. Most of the parameters included in the datasheet, along with their typical ranges of variance is listed in **Table 3**. In accordance with IEC 60747-8(ed3.1), the characteristics of Power MOSFETs are provided at 25°C and, when necessary, at another higher operating temperature.

Table 3. MOSFET Static Electrical Characteristics

| Symbol | Characteristic | Conditions | Value | | | Unit | |
|---------------|----------------------------------|-------------------------------------------------|-----------------------------------------|------|-----------|------------|---------------|
| | | | Min. | Typ. | Max. | | |
| $V_{(BR)DSS}$ | Breakdown voltage, drain-source | $V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$ | 200 | – | – | V | |
| $V_{GS(th)}$ | Gate-source threshold voltage | $V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$ | 2.5 | – | 4.5 | V | |
| I_{DSS} | Drain-source leakage current | $V_{DS} = V_{DSS}, V_{GS} = 0\text{ V}$ | $T_{vj} = 25\text{ }^\circ\text{C}$ | – | – | 25 | μA |
| | | | $T_{vj} \leq 150\text{ }^\circ\text{C}$ | – | – | 500 | |
| I_{GSS} | Gate leakage current | $V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$ | – | – | ± 100 | nA | |
| $R_{D(on)}$ | Drain-source on-state resistance | $V_{GS} = 10\text{ V}, I_D = 0.5 \cdot I_D$ | – | – | 9.5 | m Ω | |

Breakdown voltage, drain-source ($V_{(BR)DSS}$) corresponds to the minimal blocking voltage between drain and source, measured according to **Figure 6**, at a specified collector current while the gate and source are connected.




Figure 6. Circuit Diagram to Measure Breakdown Voltage

Gate-source threshold voltage ($V_{GS(th)}$) is the voltage measured across gate to source at which the drain current begins to flow, and the device is at on-state. It has a negative temperature coefficient. The circuit diagram illustrating the measurement of $V_{GS(th)}$ is depicted in **Figure 7**. Initially, the drain pin and the gate pin are short, after which drain current is applied while observing the gate-source voltage ($V_{GS(th)}$) reading.




Figure 7. Circuit Diagram to Measure Gate-Source Threshold Voltage

Drain-source leakage current (I_{DSS}) value indicates the drain current measured at a given drain-source voltage and with the gate to source connected, as illustrated in **Figure 8**. The datasheets specify the value at 25°C and higher virtual junction temperature.




Figure 8. Circuit Diagram to Measure MOSFET's Leakage Current

Gate leakage current (I_{GSS}) refers to the small amount of current that flows between the gate and source when the MOSFET is in an off state. **Figure 9** demonstrates the circuit used to measure the gate leakage current. Initially, the drain-to-source terminal is connected, and then a maximum allowable voltage is applied across the gate and source terminals to monitor the leakage current.




Figure 9. Circuit Diagram to Measure Gate Leakage Current

Drain-source on-state resistance ($R_{DS(on)}$) describes the resistance across the drain and source when the MOSFET is in the on-state. **Figure 10** presents the circuit diagram for measuring the drain-source on-state resistance ($R_{DS(on)}$). Initially, the gate-source voltage (V_{GS}) is set to a defined value, and then the voltage drop across the drain-source voltage $V_{DS(on)}$ is measured, using a given current source (I_D). $R_{DS(on)}$ is calculated using the **Equation 4**:

$$R_{DS(on)} = \frac{V_{DS(on)}}{I_D} \quad 4$$




Figure 10. Circuit Diagram to Measure Gate Drain-Source On-State Resistance

3.3. Dynamic Characteristics

This section of the datasheet provides information on the behavior of the device in dynamic conditions, as shown in **Table 4**. The intrinsic capacitances, gate charge and switching behavior of the MOSFET are pivotal factors influencing the dynamic performance of the device.

Table 4. Dynamic Electrical Characteristics

| Symbol | Characteristic | Conditions | Value | | | Unit | |
|----------------------------|----------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|--------------------------------------|------|------|----------|----|
| | | | Min. | Typ. | Max. | | |
| $R_{g(int)}$ | Internal gate resistance | $f = 1 \text{ MHz}$, open drain | – | 6 | – | Ω | |
| C_{iss} | Input capacitance | $V_{DS} = 25 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1 \text{ MHz}$ | – | 6100 | – | pF | |
| C_{oss} | Output capacitance | | – | 865 | – | | |
| C_{rss} | Reverse transfer capacitance | | – | 1.8 | – | | |
| $C_{oss(er) \text{ eff.}}$ | Effective output capacitance, energy related | $V_{DS} = 0 \dots 0.8 \cdot V_{DSS}$, $V_{GS} = 0 \text{ V}$ | – | 510 | – | pF | |
| $C_{oss(tr) \text{ eff.}}$ | Effective output capacitance, time related | $V_{DS} = 0 \dots 0.8 \cdot V_{DSS}$, $V_{GS} = 0 \text{ V}$, $I_D = \text{constant}$ | – | 2000 | – | pF | |
| Q_G | Gate charge | $V_{DD} = 0.5 \cdot V_{DSS}$, $V_{GS} = 10 \text{ V}$, $I_D = 0.5 \cdot I_D$ | – | 108 | – | nC | |
| Q_{GS} | Gate-source charge | | – | 27 | – | | |
| Q_{GD} | Gate-drain charge | | – | 27 | – | | |
| g_{fs} | Transconductance | $V_{DS} = 10 \text{ V}$, $I_D = 0.5 \cdot I_D$ | 72 | 120 | – | S | |
| $t_{d(on)}$ | Turn-on delay time | Resistive load, $V_{DD} = 100 \text{ V}$, $V_{GS} = 10 \text{ V}$, $I_D = 0.5 \cdot I_D$, $R_{g(ext)} = 2 \Omega$ | $T_{vj} = 25 \text{ }^\circ\text{C}$ | – | 13 | – | ns |
| t_r | Rise time | | $T_{vj} = 25 \text{ }^\circ\text{C}$ | – | 24 | – | |
| t_{on} | Turn-on time | | $T_{vj} = 25 \text{ }^\circ\text{C}$ | – | 37 | – | |
| $t_{d(off)}$ | Turn-off delay time | Resistive load, $V_{DD} = 100 \text{ V}$, $V_{GS} = 10 \text{ V}$, $I_D = 0.5 \cdot I_D$, $R_{g(ext)} = 2 \Omega$ | $T_{vj} = 25 \text{ }^\circ\text{C}$ | – | 100 | – | ns |
| t_f | Fall time | | $T_{vj} = 25 \text{ }^\circ\text{C}$ | – | 12 | – | |
| t_{off} | Turn-off time | | $T_{vj} = 25 \text{ }^\circ\text{C}$ | – | 112 | – | |

Internal gate resistance ($R_{g(int)}$) signifies the resistance that exists within the device gate structure. The internal gate resistance mentioned in **Figure 11**, constitutes a component of the parasitic elements within the MOSFET. Together with the MOSFET's input capacitance, the gate resistance forms an RC network that determines the voltage change at the MOSFET gate and thus the switching time.




Figure 11. Power MOSFET Parasitic Components

Capacitance Characteristics play a crucial role in switching characteristics of the MOSFET.

- **Input capacitance (C_{iss})** encompasses both gate-to-drain capacitance C_{gd} and gate-to-source capacitance C_{gs} , representing the total capacitance measured between the gate and source terminals with the drain connected to the source terminal.

$$C_{iss} = C_{gs} + C_{gd} \quad 5$$

- **Output capacitances (C_{oss})** consists of the drain-to-source capacitance C_{ds} and gate to drain capacitance C_{gd} , indicating the output capacitance which is measured between the drain and source with the gate connected to the source terminal.

$$C_{oss} = C_{ds} + C_{gd} \quad 6$$

- **Reverse transfer capacitance (C_{rss})** primarily arises from C_{gd} , delineating the capacitance between the gate and drain with the source terminal connected to ground.

$$C_{rss} = C_{gd} \quad 7$$

Effective output capacitance of the MOSFET includes both energy related and time related parameters, denoted as $C_{oss(er)}$ and $C_{oss(tr)}$ respectively. $C_{oss(er)}$ represents a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 V to specified voltage. Conversely, $C_{oss(tr)}$ signifies a fixed capacitance that gives the same charging time as a C_{oss} while V_{DS} is rising from 0 V to specified voltage and at a constant drain current I_D .

Total gate charge (Q_G) is the total amount of charge that is required during the MOSFET's turn-on and turn-off transition. The switching speed depends on the speed at which a gate driver can charge or discharge the input gate charge. **Figure 12** presents a typical gate charge waveform for a power MOSFET in a resistive-load circuit. The fundamental equation for calculating the gate charge is formulated in **Equation 8**.

$$Q_G = \int_{t_0}^{t_4} i_{GG}(t) dt \quad 8$$




Figure 12. Gate Charge Waveform of Power MOSFET during Turn-on Transition with Resistive Load


As depicted in the gate charge waveform, the total gate charge encloses the **Gate-Source Charge (Q_{GS})**, the **Gate-Drain Charge (Q_{GD})**, and the **Gate Switch charge (Q_{SW})**. Q_{GS} represents the amount of charge that is required to charge the gate-source capacitance (C_{gs}) from its initial voltage to the miller plateau level. Q_{GD} quantifies the charge that is needed to fully charge the gate-drain capacitance (C_{gd}) during switching, ensuring full channel enhancement and sustaining the MOSFET in its conducting state. Lastly, Q_{SW} encapsulates charge stored in the gate capacitance from when the gate-source voltage has reached the gate-source threshold voltage, $V_{GS(th)}$ until the end of the miller plateau.

Transconductance (g_{fs}) is described as the change in drain current divided by the change in gate voltage for a constant drain voltage. A large transconductance is desirable to obtain a high current handling capability with low gate drive voltage and for achieving high frequency response. The transconductance is mathematically expressed as:

$$g_{fs} = \left. \frac{dI_D}{dV_{GS}} \right|_{V_{DS} = \text{constant}}$$

9

MOSFETs, due their physical structure, can change their state from on to off much faster than IGBTs. The correlations of switching time measurement circuit and the switching time definitions are demonstrated **Figure 13**.



(a) Switching Time Measurement Circuit Diagram

(b) Switching Time Definition Waveform

Figure 13. Correlation of Switching Time Measurement Circuit and Switching Time Definition

- **Turn-on delay time ($t_{d(on)}$)** is the time interval when the gate-source voltage (V_{GS}) has reached 10% of its end value, to the time when the drain-source voltage (V_{DS}) has dropped to 90% of its initial value or rated value.
- **Rise time (t_r)** specifies the time interval between the drain-source voltage dropping from 90% to 10% of its initial value. The drain current starts to rise, and a major part of turn-on losses is generated during this period.
- **Turn-off delay time ($t_{d(off)}$)** denotes the time interval between the moment when the gate-source voltage (V_{GS}) has declined to 90% of its initial value and the drain-source voltage has risen to 10% of the supply voltage.
- **Fall time (t_f)** implies the time interval between the drain-source voltage rise from 10% to 90% of its end value. During this period, the drain current starts to fall, and a major part of turn-off losses is generated during this time.

3.4. Electrical Characteristics – Body Diode

Power MOSFET generally contain a body diode, which provides freewheeling operation in the inductive load switching. Hence, the MOSFET datasheet from Littelfuse also contains the electrical parameters and graphs related to the body diode. **Table 5** shows the electrical characteristics listed in IXTH120N20X4 datasheet.

Table 5. Electrical Characteristics – Body Diode

| Symbol | Characteristic | Conditions | Value | | | Unit |
|-----------|-------------------------------|---------------------------------------------------------------------------------|-------|------|------|---------------|
| | | | Min. | Typ. | Max. | |
| V_{SD} | Diode forward voltage | $V_{GS} = 0\text{ V}, I_S = 100\text{ A}^1$ | - | - | 1.4 | V |
| t_{rr} | Diode reverse recovery time | $V_{DD} = 100\text{ V}, I_S = 60\text{ A}, -di_S/dt = 200\text{ A}/\mu\text{s}$ | - | 190 | - | ns |
| Q_{rr} | Reverse recovery charge | | - | 3.2 | - | μC |
| I_{rrm} | Peak reverse recovery current | | - | 33.7 | - | A |

Note 1: Pulse test, $t \leq 300\ \mu\text{s}$, duty cycle, $d \leq 2\%$

Diode forward voltage (V_{SD}), measured under specified conditions including a given forward current (I_S), zero gate-source voltage (V_{GS}), and a virtual junction temperature of 25°C, symbolizes the maximum forward voltage drop across the intrinsic diode, as illustrated in **Figure 14**.




Figure 14. Circuit Diagram to Measure Diode Forward Voltage

Reverse recovery charge (Q_{rr}) characterizes the charge that is built up in the diode during the transition from the conducting or forward bias state to the non-conducting or reverse-biased state. The time that is necessary to remove the charge that persists within the diode during the reverse recovery phase is called **Diode Reverse Recovery Time (t_{rr})**. **Peak Reverse Recovery Current (I_{rrm})** denotes the maximum current flowing in the reverse direction during this period.

The circuit diagram and reverse recovery measurement waveforms are demonstrated in **Figure 15**. Mathematically, the reverse recovered charge, Q_{rr} , is defined as the integral of the reverse recovery current, I_{rr} , during the process of current commutation, with time as the variable. This relationship is expressed by **Equation 10**. The reverse recovery time, t_{rr} , is measured from the point of reverse bias initiation to the moment when the reverse current reaches 10% of its peak value.

$$Q_{rr} = \int_{t_{r1}}^{t_{r2}} I_{rr}(t) dt$$

10




Figure 15. Diode Reverse Recovery

3.5. Thermal Characteristics – Thermal Resistance (R_{th})

R_{th} signifies the thermal characteristics of the MOSFET at steady state, making it an essential parameter for thermal management of the MOSFET. **Table 6** outlines the R_{th} values presented in the datasheet. The heat generated within the silicon chip needs to be dissipated by means of heat sink into the ambient. The thermal dissipation pathway for a power MOSFET in a conventional and isolated discrete package with a heat sink is visually outlined in **Figure 16 (a) and (b)**.

Table 6. Thermal Characteristics

| Symbol | Characteristic | Conditions | Value | | | Unit |
|---------------|-----------------------------------------------|------------|-------|------|------|------|
| | | | Min. | Typ. | Max. | |
| $R_{th(j-c)}$ | Thermal resistance junction to case – MOSFET | – | – | – | 0.36 | K/W |
| $R_{th(c-h)}$ | Thermal resistance case to heat sink – MOSFET | – | – | 0.21 | – | K/W |

Thermal resistance junction to case ($R_{th(j-c)}$) is the thermal resistance from the junction of the die to the outside of the device’s case. It describes the passage of heat between the semiconductor chip and the case. Littelfuse specifies a maximum static $R_{th(j-c)}$ at $T_{vj} = 125^{\circ}\text{C}$.

Thermal resistance case to heatsink ($R_{th(c-h)}$) characterizes the static heat dissipation of a MOSFET and depends on module size, heatsink, case surfaces, thickness parameters of thermal layers between module and heatsink.

Thermal resistance junction to ambient ($R_{th(j-a)}$) is equal to sum of junction to case, $R_{th(j-c)}$, case to heatsink $R_{th(c-h)}$ and heatsink to ambient thermal resistance, $R_{th(h-a)}$. The $R_{th(j-c)}$ is specified in the datasheet whereas $R_{th(c-h)}$ and $R_{th(c-a)}$ is determined by the user’s board design and depends on the application.




Figure 16. Lateral Thermal Resistance Chain within a Semiconductor Package

3.6. Package – Mechanical Rating

This part of the datasheet covers physical characteristics of the device.

Package weight (G) refers to the mass of the package or housing, including the MOSFET die and the required electrical and thermal connections.

Isolation voltage (V_{isol}) is specified only for isolated devices and represents the isolation voltage between all terminals connected against the cooling surface or base plate. The verification test circuit used to determine the isolation voltage rating between terminals and baseplate is visualized in **Figure 17**.




Figure 17. Circuit Diagram for Isolation Withstand Voltage Test

3.7. Characteristics Curves

The essential curve in the datasheet provides graphical portrayal of key performance characteristics of MOSFET devices. In this application note, the graphs, and parameters from the IXTH120N20X4 datasheet are used as reference.

Typical Output Characteristics of IXTH120N20X4, illustrating various modes of operation, are delineated in **Figure 18**. In the Cut-off region, the gate-source voltage (V_{GS}) is less than the gate-threshold voltage (V_{GS(th)}) and the device is an open circuit or off. In the *Ohmic region*, the device acts as a resistor with an almost constant on-resistance R_{DS(on)} and which is equal to V_{DS} / I_D. In the linear-mode of operation, the device operates in the *Current-Saturated* region where the drain current (I_D) is a function of the gate-source voltage (V_{GS}) and defined by the **Equation 11**:

$$I_D = K \cdot (V_{GS} - V_{GS(th)})^2 = g_{fs} \cdot (V_{GS} - V_{GS(th)}) \tag{11}$$

In this equation, K is a parameter depending on temperature and device geometry and g_{fs} is the current gain or transconductance. When the drain-source voltage (V_{DS}) is increased, the positive drain potential opposes the gate voltage bias and reduces the surface potential in the channel. This reduction in surface potential continues as V_{DS} increases until it reaches a critical point, known as the *Channel Pinch-off Voltage*, where the drain voltage equals (V_{GS} - V_{GS(th)}). At this point, the drain current becomes saturated.




Figure 18. Typical Output Characteristics

Typical Transfer Characteristics depicted in **Figure 19**, illustrates the relationship between drain current and gate voltage across varying temperatures of -40 , 25 , and 150°C . The intercepts of these lines at $I_D = 0$ A provides the threshold voltages for the respective temperature. It can be concluded that the transfer characteristic depends on both temperature and drain current and the threshold voltage decreases with increasing temperature.

In certain scenarios, a cross-over point or zero temperature coefficient point may be present. Below this point, the gate-source voltage exhibits a negative temperature coefficient, implying a decrease in gate-source voltage at higher temperatures for a given drain current. Conversely, above this point, the temperature coefficient for the gate-source voltage becomes positive.




Figure 19. Typical Transfer Characteristics

Typical Drain-Source On-State Resistance (Normalized) vs. Virtual Junction Temperature - The value of $R_{DS(on)}$ is critical in power MOSFETS as it serves as an indicator of the device's capacity to handle current. An important characteristic is an increase in the on-resistance with increasing temperature, as evidenced in **Figure 20**, which portrays a positive temperature coefficient. The positive temperature coefficient of $R_{DS(on)}$ is a beneficial feature when paralleling power MOSFETS because it ensures thermal stability and balanced current sharing.




Figure 20. Typical Drain-source On-State Resistance (Normalized to $I_D = 60$ A) vs. Virtual junction temperature

From **Figure 20**, $R_{DS(on)}$ vs. T_{vj} (normalized to $I_D = 60$ A), it is found that $R_{DS(on)}$ is 1 at $T_{vj} = 25^{\circ}\text{C}$, and it increases to 2.25 at $T_{vj} = 150^{\circ}\text{C}$. In the IXTH120N20X4 datasheet, if the resistance $R_{DS(on)}$ at $I_D = 60$ A (i.e., $0.5 \cdot I_{D25}$) is specified as $9.5 \text{ m}\Omega$ at $T_{vj} = 25^{\circ}\text{C}$, then it is predicted that it will change to $21.375 \text{ m}\Omega$ when $T_{vj} = 150^{\circ}\text{C}$ is applied. The normalized value is obtained from $R_{DS(on)}|_{T_{vj}} / R_{DS(on)}|_{T_{vj} = 25^{\circ}\text{C}}$.

Typical Drain-Source On-State Resistance (Normalized) vs. Drain Current presented in **Figure 21** provides information about the relative change in on-state resistance at different drain currents. The calculation of the on-state resistance, $R_{DS(on)}$ as a function of drain current I_D and gate-source voltage V_{GS} can be derived from the typical output characteristic diagram depicted in **Figure 18**, employing Ohm's Law.

$$R_{DS(on)}(I_D) = \frac{V_{DS}}{I_D}$$

12




Figure 21. Typical Drain-source On-State Resistance (Normalized to $I_D = 60$ A) vs. Drain Current

From **Figure 21**, $R_{DS(on)}$ vs. I_D (normalized to $I_D = 60$ A), it is found that $R_{DS(on)}$ is 1 at $I_D = 60$ A, and it changes to 1.2 at $I_D = 200$ A. In the IXTH120N20X4 datasheet, if the resistance $R_{DS(on)}$ at $I_D = 60$ A (i.e., $0.5 \cdot I_{D25}$) is specified as 9.5 mΩ, then it is predicted that the resistance $R_{DS(on)}$ will change to 11.4 mΩ when $I_D = 200$ A is applied. The normalized value is obtained from $R_{DS(on)}|_{I_D} / R_{DS(on)}|_{I_D = 60 \text{ A}}$.

Typical Breakdown Voltage and Gate Threshold Voltage (Normalized) vs. Virtual Junction Temperature - The relationship between $V_{(BR)DSS} / V_{GS(th)}$ and T_{vj} is expressed in **Figure 22**. The breakdown-voltage $V_{(BR)DSS}$ features a positive temperature coefficient, whereas gate-source threshold voltage $V_{GS(th)}$ has a negative temperature coefficient. At 25°C, the normalized breakdown-voltage $V_{(BR)DSS}$ is 1, growing to value of 1.14 at 150°C. This signifies that breakdown-voltage $V_{(BR)DSS}$ at $T_{vj} = 25^\circ\text{C}$ is 200 V and is expected to be 228 V at $T_{vj} = 150^\circ\text{C}$. The value of gate-source threshold voltage $V_{GS(th)}$ is 1 at 25°C and 0.643 at 150°C, respectively. Assuming the device's gate-source threshold voltage $V_{GS(th)}$ is 3.5 V, then the $V_{GS(th)}$ remains at 3.5 V at $T_{vj} = 25^\circ\text{C}$, but is anticipated to decrease to 2.24 V at $T_{vj} = 150^\circ\text{C}$.




Figure 22. Typical $V_{(BR)DSS}/V_{GS(th)}$ (Normalized) vs. Virtual Junction Temperature

Drain Current vs. Case temperature curve illustrated **Figure 23** depicts the solution of **Equation 2** across different case temperatures, demonstrating that at low case-temperature T_c , the maximum drain current I_D remains constant, while at high case-temperature T_c , it gradually decreases until reaching zero at $T_c = T_{vj(max)}$. However, the actual drain current is restricted by additional factors, including bond wire diameter, chip design, and assembly. It is noteworthy that, in certain instances, the continuous current is constrained by the package leads, although the switched current could potentially be higher.




Figure 23. Drain Current vs. Case Temperature

Typical Transconductance - A large transconductance is desirable to obtain a high current handling capability with low gate drive voltage and for achieving high frequency response. **Figure 24** displays a typical variation of the transconductance with respect to drain current. The reduction in the mobility with increasing temperature adversely affects the transconductance.




Figure 24. Typical Transconductance Curve

Typical Gate Charge curve depicts the typical variation of the requisite gate charge to switch on the device at a specified V_{GS} and V_{DD} . A typical gate charge waveform for a power MOSFET can be observed in **Figure 25**. The gate charge reflects the charge stored on the inter-terminal capacitances and is used in designing the gate drive circuit.




Figure 25. Typical Gate Charge Characteristics

In **Figure 26**, the parasitic **Junction Capacitance Characteristics** are represented as a function of drain-source voltage. Its components include input capacitance (C_{iss}), which consists of gate-source capacitance C_{GS} in parallel with drain-gate capacitance C_{DG} , output capacitance (C_{oss}), which consists of drain-gate capacitance C_{DG} in parallel with drain-source capacitance C_{DS} and reverse transfer capacitance (C_{rss}), which is the drain-gate capacitance C_{DG} .




Figure 26. Typical Junction Capacitance

Forward-Bias Safe Operating Area (FBSOA) is a datasheet figure of merit that defines the maximum allowed operating points. **Figure 27** shows a typical FBSOA characteristic for an N-Channel Power MOSFET. It is bound by the maximum drain-to-source voltage V_{DS} , maximum conduction current I_{DM} , maximum drain-source on-state resistance and constant power dissipation lines for various pulse durations.

In **Figure 27**, there is a series of curves that include a DC line along with four single pulse operating lines, 10 ms, 1 ms, and 100 μ s. The top of each line is limited by the maximum drain current and is bounded by a positive sloped line defined by the on-state resistance $R_{DS(on)}$ of the device. The right-hand side of each line is terminated at the rated drain-source voltage limit V_{DS} . Each line has a negative slope and is determined by the maximum power dissipation P_{tot} of the device:

$$P_{tot} = \frac{[T_{vj,max} - T_c]}{Z_{th(j-c)}} = V_{DS} \cdot I_D \quad 13$$




Figure 27. Forward Biased Safe Operating Area (FBSOA) Curve

These theoretical constant power curves are derived from calculation with assumption of essentially uniform junction temperature across the Power MOSFET die. This assumption is not always valid, especially for a large die MOSFET. Firstly, the edge of a MOSFET die soldered to the mounting tab of a power package has generally lower temperature compared to the center of the die, as a result of lateral heat flow. Secondly, material imperfections like die attach voids and thermal grease cavities may cause local decrease of thermal conductivity. Additionally, fluctuations in dopant concentrations, gate oxide thickness and fixed charge will cause fluctuations of the local threshold voltage and the current gain (g_{fs}) of individual MOSFET's cells, which will also affect the local temperatures of the die.

Die temperature variations are mostly harmless in case of switched mode operation; however, these can trigger catastrophic failure in linear mode operation with pulse duration longer than the time required for a heat transfer from the junction to the heat sink. Modern Power MOSFETs optimized for a switch-mode applications are known to have limited capability to operate in the right-side bottom corner of the FBSOA graph.

Typical Forward Characteristics of a Reverse Diode plotted against various temperatures are presented in **Figure 28**. This curve aids in comprehending the diode’s conduction behavior and its forward voltage drop characteristics. It clearly demonstrates the negative temperature coefficient of diode forward voltage V_{SD} in the low-current region. As a result, it is anticipated that the diode forward voltage will decrease as the temperature increases. In the high-current region that is above the cross-over point (Q), the diode forward voltage will increase as the temperature increases.




Figure 28. Typical Forward Characteristics of a Reverse Diode

Typical E_{oss} vs. Drain-Source Voltage - E_{oss} refers to the output switching energy. Specifically, it represents the energy that is required to charge or discharge output capacitance of a MOSFET during the switching operation.

$$Q_{oss} = \int_0^{V_{DS}} C(v) dv \tag{14}$$

$$E_{oss} = Q_{oss} \cdot V_{DS} \tag{15}$$

Where in this equation, Q_{oss} is the amount of charge required for charging the drain-source capacitance and $C(v)$ is a function of the output capacitance C_{oss} that is dependent on drain to source voltage V_{DS} as shown in **Figure 29**.




Figure 29. Typical E_{oss} vs. Drain-Source Voltage

Typical Transient Thermal Impedance - A Power MOSFET has a virtual junction temperature, T_{vj} limitation. It should be operated below the maximum virtual junction temperature, $T_{vj(max)}$ specified in the datasheet to ensure reliability. The heat generated within the silicon chip needs to be dissipated by means of a heat sink into the ambient environment. The virtual junction temperature's rise above the ambient temperature T_a and is directly proportional to this heat flow and the junction-to-ambient thermal resistance, $R_{th(j-a)}$. The steady-state virtual junction temperature can be calculated by:

$$T_{vj} = P_{tot} \cdot R_{th(j-a)} + T_a | T_{vj} \leq T_{vj(max)} \tag{16}$$

Here, P_{tot} is the maximum power dissipated in the junction. The total thermal resistance between junction and ambient is,

$$R_{th(j-a)} = R_{th(j-c)} + R_{th(c-h)} + R_{th(h-a)} \tag{17}$$

The steady-state thermal resistance is not sufficient when calculating the peak virtual junction temperatures for pulsed applications. When a power pulse is applied to the device, the peak virtual junction temperature varies depending on peak power and pulse width. The temperature swing due to short pulses of power can be calculated using the thermal impedance Z_{th} .

$$Z_{th(j-c)}(t) = r(t) \cdot R_{th(j-c)} \tag{18}$$

Here, $r(t)$ is a time dependent factor that is defined by the thermal capacity of the device. For short pulses, the $r(t)$ -value is small but for long pulse, it approaches 1, which means that the thermal impedance approaches the steady-state thermal resistance. A typical thermal impedance curve is shown in **Figure 30**, approaching the steady-state value for pulses exceeding a duration of about one second. The thermal impedance can be used to estimate the peak temperature rise for square wave power pulses, which is typical in power supply design circuits.




Figure 30. Typical Thermal Impedance

For additional information please visit www.Littelfuse.com/powersemi

Disclaimer Notice - This document is provided by Littelfuse, Inc. ("Littelfuse") for informational and guideline purposes only. Littelfuse assumes no liability for errors or omissions in this document or for any of the information contained herein. Information is provided on an "as-is" and "with all faults" basis for evaluation purposes only. Applications described are for illustrative purposes only and Littelfuse makes no representation that such applications will be suitable for the customer's specific use without further testing or modification. Littelfuse expressly disclaims all warranties, whether express, implied or statutory, including but not limited to the implied warranties of merchantability and fitness for a particular purpose, and non-infringement. It is the customer's sole responsibility to determine suitability for a particular system or use based on their own performance criteria, conditions, specific application, compatibility with other components, and environmental conditions. Customers must independently provide appropriate design and operating safeguards to minimize any risks associated with their applications and products.

Littelfuse products are not designed for, and shall not be used for, any purpose (including, without limitation, automotive, military, aerospace, medical, life-saving, life-sustaining or nuclear facility applications, devices intended for surgical implant into the body, or any other application in which the failure or lack of desired operation of the product may result in personal injury, death, or property damage) other than those expressly forth in applicable Littelfuse product documentation. Littelfuse shall not be liable for any claims or damages arising out of products used in applications not expressly intended by Littelfuse as set forth in applicable Littelfuse documentation.

Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics